ABSTRACT
INTRODUCTION
As growth in technology and use of mobile applications, power consumption has become one of the major attractions in circuit design. As technology scales deeper into the sub-micron designs, traditional CMOS gates present more and more substantial leakage currents [1] . While this is acceptable when trying to achieve the highest possible performance in presence of an unlimited power supply, but same can't be with battery operated mobile devices that need to operate for extended periods without recharging.
While dealing with low frequency applications, circuits operating in the subthreshold region have been shown to be the ideal choice [2] . Recently, with growing needs for low-power consumption, minimal energy circuits have become more attractive. Operation in the Subthreshold or weak-inversion region exploits the parasitic subthreshold leakage current, and uses it as primary operating current. These currents are much weaker than standard stronginversion currents, and so the time needed for charging or discharging capacitive nodes is longer, limiting the operation frequency of the circuit. Subthreshold operation can substantially reduce both static and dynamic power consumption [3] . Dynamic power is greatly reduced, primarily due to the quadratic dependency on supply voltage, while static subthreshold leakage is also much lower, mainly because of the Drain-Induced Barrier Lowering (DIBL) effect. Accordingly, it could be concluded that a simple reduction of supply voltage of traditional circuits would achieve subthreshold operation. The characteristics of semiconductor behaviour in weak inversion are different than those in strong inversion, resulting in different sizing and ratio optimizations. This short paper briefly presents the concept of subthreshold operation and comparisons of PDP at different voltages and Delay at different temperatures is shown through simulations in advanced CMOS processes, such as 90nm.
CHARACTERISTICS OF nMOS AND pMOS
The operation of a MOSFET can be separated into three different modes, depending on the voltages at the terminals. For an n-channel MOSFET, the three operational modes are: 1. Cut-off, subthreshold, or weak-inversion mode, When V GS < V th 2. Triode mode or linear region, When V GS > V th and V DS < ( V GS -V th ) 3. Saturation or active mode, When V GS > V th and V DS > ( V GS -V th )
In this paper, the simulations are performed in CADENCE Design tool. And the schematic diagrams are drawn in virtuoso schematic editor using 90nm technology file. Table 1 and Table 2 respectively.
CMOS INVERTER

CONVENTIONAL CMOS INVERTER
The inverter is truly the nucleus of all digital designs. The electrical behaviour of complex circuits can be almost completely derived by extrapolating the results obtained for inverters. Figure 5 shows the circuit diagram of a static CMOS inverter. When Vin is high and equal to VDD, the NMOS transistor is on, while the PMOS is off. A direct path exists between Vout and the ground node, resulting in a steady-state value of 0 V. On the other hand, when the input voltage is low (0 V), NMOS and PMOS transistors are off and on, respectively. A path exists between VDD and Vout, yielding a high output voltage. The gate clearly functions as an inverter. [5] curve (see Figure 6. ) on a logarithmic scale shows that the current decays exponentially when is below . In a long channel device, neither depends on the channel length nor drain bias. However, in sub-micron technologies source and drain depletion regions penetrate significantly into the channel and control the potential and the field inside the channel. The Subthreshold current of an MOS device, taking into account is given by equation 1 [4] : (2) where is transistor gate to source voltage, is transistor drain to source voltage, is threshold voltage, is the slope factor of the MOSFET, is zero bias mobility, is gate oxide capacitance, and are the width and length of the MOSFET, is the subthreshold swing. 
PRACTICAL OBSERVATIONS
CALCULATION OF T V FOR nMOS AND pMOS
The output characteristics of both nMOS and pMOS are shown in the figures 2 and 4.From the observation of both the characteristics, and using the values, the process parameters can be calculated as shown. 
We have calculated the following parameters of both NMOS and PMOS using Cadence in 90nm technology. Observing the Figure 8 , the logic'1'degradation occurs for Wp = 400nm in the subthreshold region. This can be avoided by selecting Wp is 15um and the VTC curve is obtained as shown in the Figure 9 for subthreshold region.The Figure 10 shows the relation between Delay Vs VDD for temperatures 27 0 C, 40 0 C and 60 0 C. It is observed, as the temperature increases the Delay decreases which results in the increased speed of operation.
RESULTS
CONCLUSION
In order to have very low power consumption, we need to design devices which operate in subthreshold region. In this paper we have calculated the parameters of MOSFETs. The operation of CMOS Inverter in subthreshold region was simulated and comparison of Delays, Average Power and PDP are tabulated for 90 nm Technology in Cadence. From this the delay of CMOS Inverter is more in subthreshold region and power consumption is less compared to strong inversion region. The width of PMOS is varied up to 15u for an inverter to be operated in subthreshold region. By observing the power delay component operated in subthreshold region, supply voltage of 0.12 V is preferable for subthreshold operation.
